

```

/*-----
 * @file stm32f10x_cl.h
 * @purpose: CMSIS Cortex-M3 Core Peripheral Access Layer Header File for the
 *          ST STM32F10x Connectivity Line Device Series
 * @version V1.02
 * @date 22. December 2009
 *-----
 * Copyright (C) 2009 ARM Limited. All rights reserved.
 *
 * ARM Limited (ARM) is supplying this software for use with Cortex-Mx
 * processor based microcontrollers. This file can be freely distributed
 * within development tools that are supporting such ARM based processors.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS", NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *-----
 */

#ifndef STM32F10X_CL_H
#define STM32F10X_CL_H

/*----- Interrupt Number Definition -----*/

typedef enum IRQn
{
  /*----- Cortex-M3 Processor Exceptions Numbers -----*/
  NonMaskableInt_IRQn = -14, /* 14 Non Maskable Interrupt */
  MemoryManagement_IRQn = -13, /* 13 Cortex-M3 Memory Management Interrupt */
  BusFault_IRQn = -12, /* 12 Cortex-M3 Bus Fault Interrupt */
  UsageFault_IRQn = -11, /* 11 Cortex-M3 Usage Fault Interrupt */
  SVCall_IRQn = -10, /* 10 Cortex-M3 SV Call Interrupt */
  DebugMonitor_IRQn = -9, /* 9 Cortex-M3 Debug Monitor Interrupt */
  PendSV_IRQn = -8, /* 8 Cortex-M3 Pend SV Interrupt */
  SysTick_IRQn = -7, /* 7 Cortex-M3 System Tick Interrupt */

  /*----- STM32 specific Interrupt Numbers -----*/
  WWDG_IRQn = 0, /* Window WatchDog Interrupt */
  PVD_IRQn = 1, /* PVD through EXTI Line detection Interrupt */
  TAMPER_IRQn = 2, /* Tamper Interrupt */
  RTC_IRQn = 3, /* RTC global Interrupt */
  FLASH_IRQn = 4, /* FLASH global Interrupt */
  RCC_IRQn = 5, /* RCC global Interrupt */
  EXTI0_IRQn = 6, /* EXTI Line0 Interrupt */
  DMA1_Channel1_IRQn = 7, /* DMA1 Channel 1 global Interrupt */
  DMA1_Channel7_IRQn = 8, /* DMA1 Channel 7 global Interrupt */
  ADC_IRQn = 9, /* ADC global Interrupt */
  CAN1_TX_IRQn = 10, /* CAN1 TX Interrupts */
  CAN1_RX0_IRQn = 11, /* CAN1 RX0 Interrupts */
  CAN1_RX1_IRQn = 12, /* CAN1 RX1 Interrupt */
} IRQn_Type;

/*----- Processor and Core Peripheral Section -----*/

/* Configuration of the Cortex-M3 Processor and Core Peripherals */
#define MPU_PRESENT 0 /* STM32 does not provide a MPU present or not */
#define NVIC_PRIO_BITS 4 /* STM32 uses 4 Bits for the Priority Levels */
#define Vendor_SysTickConfig 0 /* Set to 1 if different SysTick Config is used */

#include <core_cm3.h> /* Cortex-M3 processor and core peripherals */
#include "system_stm32f10x_cl.h" /* STM32 System

```

```

CAN1_SCE_IRQn = 13, /* CAN1 SCE Interrupt */
EXTI9_5_IRQn = 14, /* External Line(9-5) Interrupts */
TIM1_BRK_IRQn = 15, /* TIM1 Break Interrupt */
TIM4_IRQn = 16, /* TIM4 global Interrupt */
I2C1_EV_IRQn = 17, /* I2C1 Event Interrupt */
I2C2_ER_IRQn = 18, /* I2C2 Error Interrupt */
SPI1_IRQn = 19, /* SPI1 global Interrupt */
SPI2_IRQn = 20, /* SPI2 global Interrupt */
USART1_IRQn = 21, /* USART1 global Interrupt */
USART2_IRQn = 22, /* USART2 global Interrupt */
USART3_IRQn = 23, /* USART3 global Interrupt */
EXTI15_10_IRQn = 24, /* External Line(15-10) Interrupts */
RTCAlarm_IRQn = 25, /* RTC Alarm through EXTI Line Interrupt */
OTG_FS_WKUP_IRQn = 26, /* USB On-The-Go FS Wakeup through EXTI Line Interrupt */
TIM5_IRQn = 27, /* TIM5 global Interrupt */
SPI3_IRQn = 28, /* SPI3 global Interrupt */
UART4_IRQn = 29, /* UART4 global Interrupt */
UART5_IRQn = 30, /* UART5 global Interrupt */
TIM6_IRQn = 31, /* TIM6 global Interrupt */
TIM7_IRQn = 32, /* TIM7 global Interrupt */
DMA2_Channel1_IRQn = 33, /* DMA2 Channel1 global Interrupt */
DMA2_Channel5_IRQn = 34, /* DMA2 Channel5 global Interrupt */
ETH_IRQn = 35, /* Ethernet global interrupt */
ETH_WKUP_IRQn = 36, /* Ethernet Wakeup through EXTI line interrupt */
CAN2_TX_IRQn = 37, /* CAN2 TX interrupts */
CAN2_RX0_IRQn = 38, /* CAN2 RX0 interrupts */
CAN2_RX1_IRQn = 39, /* CAN2 RX1 interrupt */
CAN2_SCE_IRQn = 40, /* CAN2 SCE interrupt */
OTG_FS_IRQn = 41, /* USB On The Go FS global interrupt */
} IRQn_Type;

/*----- Processor and Core Peripheral Section -----*/

/* Configuration of the Cortex-M3 Processor and Core Peripherals */
#define MPU_PRESENT 0 /* STM32 does not provide a MPU present or not */
#define NVIC_PRIO_BITS 4 /* STM32 uses 4 Bits for the Priority Levels */
#define Vendor_SysTickConfig 0 /* Set to 1 if different SysTick Config is used */

#include <core_cm3.h> /* Cortex-M3 processor and core peripherals */
#include "system_stm32f10x_cl.h" /* STM32 System

```

```

_IIO uint32_t JOPR3;
_IIO uint32_t JOPR4;
_IIO uint32_t HTR;
_IIO uint32_t LTR;
_IIO uint32_t SQR1;
_IIO uint32_t SQR2;
_IIO uint32_t SQR3;
_IIO uint32_t JSQR;
_IIO uint32_t JDR1;
_IIO uint32_t JDR2;
_IIO uint32_t JDR3;
_IIO uint32_t JDR4;
_IIO uint32_t DR;
} ADC_TypeDef;

/*----- Digital to Analog Converter -----*/

typedef struct
{
  _IO uint32_t CR;
  _IO uint32_t SWTRIGR;
  _IO uint32_t DHR12R1;
  _IO uint32_t DHR12L1;
  _IO uint32_t DHR8R1;
  _IO uint32_t DHR12R2;
  _IO uint32_t DHR12L2;
  _IO uint32_t DHR8R2;
  _IO uint32_t DHR12R3;
  _IO uint32_t DHR12L3;
  _IO uint32_t DHR8R3;
  _IO uint32_t DOR1;
  _IO uint32_t DOR2;
} DAC_TypeDef;

/*----- Backup Registers -----*/

typedef struct
{
  ... BKP_TypeDef;
}

/*----- Controller Area Network -----*/

typedef struct
{
  _IO uint32_t TIR;
  _IO uint32_t TDTR;
  _IO uint32_t TDLR;
  _IO uint32_t TDHR;
} CAN_TxMailBox_TypeDef;

typedef struct
{
  _IO uint32_t RIR;
  _IO uint32_t RDTR;
  _IO uint32_t RDLR;
  _IO uint32_t RDHR;
} CAN_FIFOMailBox_TypeDef;

typedef struct
{
  _IO uint32_t FR1;

```

```

_IIO uint32_t FR2;
} CAN_FilterRegister_TypeDef;

typedef struct
{
  _IO uint32_t MCR;
  _IO uint32_t MSR;
  _IO uint32_t TBR;
  _IO uint32_t HFPR;
  _IO uint32_t RF1R;
  _IO uint32_t IER;
  _IO uint32_t ESR;
  _IO uint32_t BTR;
  uint32_t RESERVED0[8];
  CAN_TxMailBox_TypeDef sTxMailBox[4];
  CAN_FIFOMailBox_TypeDef sFIFOMailBox[4];
  _IO uint32_t FMR;
  _IO uint32_t FM1R;
  _IO uint32_t RESERVED2;
  _IO uint32_t FS1R;
  _IO uint32_t RESERVED3;
  _IO uint32_t FFA1R;
  _IO uint32_t RESERVED4;
  _IO uint32_t FA1R;
  _IO uint32_t RESERVED5[4];
  CAN_FilterRegister_TypeDef sFilterRegister[10];
} CAN_TypeDef;

/*----- DMA Controller -----*/

typedef struct
{
  _IO uint32_t CCR;
  _IO uint32_t CHDTR;
  _IO uint32_t CPAR;
  _IO uint32_t CMAR;
} DMA_Channel_TypeDef;

typedef struct
{
  _IO uint32_t ISR;
  _IO uint32_t IFCR;
} DMA_TypeDef;

/*----- External Interrupt/Event Controller -----*/

typedef struct
{
  _IO uint32_t IMR;
  _IO uint32_t EMR;
  _IO uint32_t RTSR;
  _IO uint32_t FTSR;
  _IO uint32_t SWIER;
  _IO uint32_t PR;
} EXTI_TypeDef;

/*----- Flash Memory Interface and Option Bytes Registers -----*/

typedef struct

```

My stm32f10x_cl.h

```

41  (...) FLASH_TypeDef;
42
43  typedef struct
44  { ... } OB_TypeDef;
45
46  /*----- General Purpose and Alternate Function IO -----*/
47  typedef struct
48  {
49      __IO uint32_t CR1;
50      __IO uint32_t CR2;
51      __IO uint32_t IDR;
52      __IO uint32_t ODR;
53      __IO uint32_t BSR1R;
54      __IO uint32_t BSR2R;
55      __IO uint32_t LCKR;
56  } GPIO_TypeDef;
57
58  typedef struct
59  {
60      __IO uint32_t EVCR;
61      __IO uint32_t MAPR;
62      __IO uint32_t EXTICR[4];
63  } AFIO_TypeDef;
64
65  /*----- Inter-integrated Circuit Interface -----*/
66  typedef struct
67  { ... } I2C_TypeDef;
68
69  /*----- Independent Watchdog -----*/
70  typedef struct
71  { ... } IWDG_TypeDef;
72
73  /*----- Power Control -----*/
74  typedef struct
75  { ... } PWR_TypeDef;
76
77  /*----- Reset and Clock Control -----*/
78  typedef struct
79  {
80      __IO uint32_t CR;
81      __IO uint32_t CFGR;
82      __IO uint32_t CIR;
83      __IO uint32_t APB2RSTR;
84      __IO uint32_t APB1RSTR;
85      __IO uint32_t AHBENR;
86      __IO uint32_t APB2ENR;
87      __IO uint32_t APB1ENR;
88      __IO uint32_t BDCR;
89      __IO uint32_t CSR;
90      __IO uint32_t AHBSTR;
91      __IO uint32_t CFGR2;
92  } RCC_TypeDef;
93
94  /*----- Real-Time Clock -----*/
95  typedef struct
96  { ... } RTC_TypeDef;
97
98  /*----- Serial Peripheral Interface -----*/
99  typedef struct
100 { ... } SPI_TypeDef;
101
102 /*----- Advanced Control Timer -----*/
103 typedef struct
104 { ... }

```

My stm32f10x_cl.h

```

46  (...) TIM_AC_TypeDef;
47  /*----- General Purpose Timer -----*/
48  typedef struct
49  { ... } TIM_GP_TypeDef;
50  /*----- Basic Timer -----*/
51  typedef struct
52  { ... } TIM_B_TypeDef;
53  /*----- Universal Synchronous Asynchronous Receiver-Transmitter -----*/
54  typedef struct
55  {
56      __IO uint16_t SR;
57      __IO uint16_t RESERVED0;
58      __IO uint16_t DR;
59      __IO uint16_t RESERVED1;
60      __IO uint16_t BRR;
61      __IO uint16_t RESERVED2;
62      __IO uint16_t CR1;
63      __IO uint16_t RESERVED3;
64      __IO uint16_t CR2;
65      __IO uint16_t RESERVED4;
66      __IO uint16_t CR3;
67      __IO uint16_t RESERVED5;
68      __IO uint16_t GTPR;
69      __IO uint16_t RESERVED6;
70  } USART_TypeDef;
71
72 /*----- Window Watchdog -----*/
73 typedef struct
74 { ... } WWDG_TypeDef;
75
76 /*----- CRC Calculation Unit -----*/
77 typedef struct
78 {
79     __IO uint32_t DR;
80     __IO uint32_t IDR;
81     __IO uint32_t CR;
82 } CRC_TypeDef;
83
84 /*----- USB Full Speed Device Interface (USB_FS) -----*/
85 typedef struct
86 {
87     __IO uint32_t EP0R;
88     __IO uint32_t EP1R;
89     __IO uint32_t EP2R;
90     __IO uint32_t EP3R;
91     __IO uint32_t EP4R;
92     __IO uint32_t EP5R;
93     __IO uint32_t EP6R;
94     __IO uint32_t EP7R;
95     uint32_t RESERVED0[4];
96     __IO uint32_t CNTR;
97     __IO uint32_t ISTR;
98     __IO uint32_t PNR;
99     __IO uint32_t DADDR;
100    __IO uint32_t BTABLE;
101 } USB_FS_TypeDef;
102
103 /*----- Ethernet (ETH): media access control (MAC) with DMA controller -----*/
104 typedef struct
105 { ... } ETH_TypeDef;

```

My stm32f10x_cl.h

```

141 /*----- USB On-The-Go Full Speed (OTG_FS) Controller -----*/
142 typedef struct
143 { ... } OTG_FS_TypeDef;
144
145 /*----- Peripheral memory map -----*/
146 /* Peripheral and SRAM base address in the device region */
147 #define PERIPH_BB_BASE    ((uint32_t)0x42000000)
148 #define SRAM_BB_BASE      ((uint32_t)0x12000000)
149 /* Peripheral and SRAM base address in the bit-band region */
150 #define SRAM_BASE         ((uint32_t)0x20000000)
151 #define PERIPH_BASE       ((uint32_t)0x40000000)
152 /* Flash Option Bytes base address */
153 #define OB_BASE           ((uint32_t)0x1FFFF000)
154
155 /* Peripheral memory map */
156 #define APB1PERIPH_BASE  PERIPH_BASE
157 #define APB2PERIPH_BASE (PERIPH_BASE + 0x08000000)
158 #define AHBPERIPH_BASE  (PERIPH_BASE + 0x20000000)
159
160 #define TIM2_BASE        (AHBPERIPH_BASE + 0x00000000)
161 #define TIM7_BASE        (APB1PERIPH_BASE + 0x00000000)
162 #define RTC_BASE         (APB1PERIPH_BASE + 0x28000000)
163 #define WWDG_BASE        (APB1PERIPH_BASE + 0x2C000000)
164 #define IWDG_BASE        (APB1PERIPH_BASE + 0x2E000000)
165 #define SPI2_BASE        (APB1PERIPH_BASE + 0x10000000)
166 #define SPI3_BASE        (APB1PERIPH_BASE + 0x10400000)
167 #define USART2_BASE      (APB1PERIPH_BASE + 0x10800000)
168 #define USART3_BASE      (APB1PERIPH_BASE + 0x10C00000)
169 #define I2C1_BASE        (APB1PERIPH_BASE + 0x40000000)
170 #define I2C2_BASE        (APB1PERIPH_BASE + 0x40400000)
171 #define USB_FS_BASE      (USB_FS_TypeDef *) USB_FS_BASE
172 #define CAN1_BASE        (AHBPERIPH_BASE + 0x54000000)
173 #define CAN2_BASE        (AHBPERIPH_BASE + 0x58000000)
174 #define BFP_BASE         (APB1PERIPH_BASE + 0x60000000)
175 #define PWR_BASE         (APB1PERIPH_BASE + 0x70000000)
176 #define DAC_BASE         (APB1PERIPH_BASE + 0x74000000)
177
178 #define AFIO_BASE        (APB2PERIPH_BASE + 0x00000000)
179 #define EXTI_BASE        (APB2PERIPH_BASE + 0x00400000)
180 #define GPIOA_BASE       (APB2PERIPH_BASE + 0x00800000)
181 #define GPIOB_BASE       (APB2PERIPH_BASE + 0x00C00000)
182 #define TIM1_BASE        (APB2PERIPH_BASE + 0x20000000)
183 #define SPI1_BASE        (APB2PERIPH_BASE + 0x30000000)
184 #define USART1_BASE      (APB2PERIPH_BASE + 0x38000000)
185
186 #define DMA1_BASE        (AHBPERIPH_BASE + 0x00000000)
187 #define DMA1_CH1_BASE    (AHBPERIPH_BASE + 0p00000000)
188 #define DMA1_CH7_BASE    (AHBPERIPH_BASE + 0x00000000)
189 #define DMA2_BASE        (AHBPERIPH_BASE + 0x00400000)
190 #define DMA2_CH1_BASE    (AHBPERIPH_BASE + 0x00400000)
191 #define DMA2_CH7_BASE    (AHBPERIPH_BASE + 0x00400000)
192 #define BCT_BASE        (AHBPERIPH_BASE + 0x20000000)
193 #define FLASH_BASE       (AHBPERIPH_BASE + 0x20000000)

```

My stm32f10x_cl.h

```

160 #define CRC_BASE         (AHBPERIPH_BASE + 0x31000000)
161 #define ETH_BASE         (AHBPERIPH_BASE + 0x80000000)
162 #define OTG_FS_BASE     (APB1PERIPH_BASE + 0x100000000)
163
164 /*----- Peripheral declaration -----*/
165 #define TIM2              ((TIM_GP_TypeDef *) TIM2_BASE)
166 #define TIM7              ((TIM_B_TypeDef *) TIM7_BASE)
167 #define RTC               ((RTC_TypeDef *) RTC_BASE)
168 #define WWDG              ((WWDG_TypeDef *) WWDG_BASE)
169 #define IWDG              ((IWDG_TypeDef *) IWDG_BASE)
170 #define SPI2              ((SPI_TypeDef *) SPI2_BASE)
171 #define SPI3              ((SPI_TypeDef *) SPI3_BASE)
172 #define USART2            ((USART_TypeDef *) USART2_BASE)
173 #define USART3            ((USART_TypeDef *) USART3_BASE)
174 #define I2C1              ((I2C_TypeDef *) I2C1_BASE)
175 #define I2C2              ((I2C_TypeDef *) I2C2_BASE)
176 #define USB_FS            ((USB_FS_TypeDef *) USB_FS_BASE)
177 #define CAN1              ((CAN_TypeDef *) CAN1_BASE)
178 #define CAN2              ((CAN_TypeDef *) CAN2_BASE)
179 #define BFP              ((BFP_TypeDef *) BFP_BASE)
180 #define PWR               ((PWR_TypeDef *) PWR_BASE)
181 #define DAC               ((DAC_TypeDef *) DAC_BASE)
182 #define AFIO              ((AFIO_TypeDef *) AFIO_BASE)
183 #define EXTI              ((EXTI_TypeDef *) EXTI_BASE)
184 #define GPIOA             ((GPIO_TypeDef *) GPIOA_BASE)
185 #define GPIOB             ((GPIO_TypeDef *) GPIOB_BASE)
186 #define TIM1              ((TIM_AC_TypeDef *) TIM1_BASE)
187 #define SPI1              ((SPI_TypeDef *) SPI1_BASE)
188 #define USART1            ((USART_TypeDef *) USART1_BASE)
189 #define DMA1              ((DMA_TypeDef *) DMA1_BASE)
190 #define DMA1_CH1          ((DMA_CH_TypeDef *) DMA1_CH1_BASE)
191 #define DMA1_CH7          ((DMA_CH_TypeDef *) DMA1_CH7_BASE)
192 #define DMA2              ((DMA_TypeDef *) DMA2_BASE)
193 #define DMA2_CH1          ((DMA_CH_TypeDef *) DMA2_CH1_BASE)
194 #define DMA2_CH7          ((DMA_CH_TypeDef *) DMA2_CH7_BASE)
195 #define RCC               ((RCC_TypeDef *) RCC_BASE)
196 #define FLASH             ((FLASH_TypeDef *) FLASH_BASE)
197 #define CRC               ((CRC_TypeDef *) CRC_BASE)
198 #define ETH               ((ETH_TypeDef *) ETH_BASE)
199 #define OTG_FS            ((OTG_FS_TypeDef *) OTG_FS_BASE)
200 #define OB                ((OB_TypeDef *) OB_BASE)
201
202 #endif

```